

M-MOS Semiconductor Hong Kong Limited

30V P-Channel Enhancement-Mode MOSFET

V_{DS}= -30V ESD Protected Gate: 2kV

 $R_{DS(ON)}$, V_{gs} @-4.5V, I_{ds} @-0.8A = 1000m Ω


 $R_{DS(ON)}$, V_{gs} @-2.5V, I_{ds} @-0.5A = 2000m Ω

 $R_{DS(ON)}$, V_{gs} @-1.8V, I_{ds} @-0.3A = 2500m Ω

Features

Advanced trench process technology
High Density Cell Design For Ultra Low On-Resistance


SOT-23



Top View

Internal Schematic Diagram

P-Channel



P-Channel MOSFET

Maximum Ratings and Thermal Characteristics ($T_A = 25^{\circ}$ C unless otherwise noted)

Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V_{DS}	-30	_ v	
Gate-Source Voltage	V_{GS}	± 8			
Continuous Drain Current		I _D -800		mA	
Pulsed Drain Current 1)		I _{DM}	-1600	I IIIA	
Maximum Power Dissipation	TA = 25°C	P_D	100	mW	
	TA = 75°C	r D	200		
Operating Junction and Storage Temperature Range		T_J,T_stg	-55 to 150	°C	
Junction-to-Ambient Thermal Resistance (PCB mounted) 2)		$R_{ hetaJA}$	140	°C/W	

Note: 1. Repetitive Rating: Pulse width limited by the maximum junction temperature

V 1.3M

^{2. 1-}in² 2oz Cu PCB board






P-Channel Enhancement-Mode MOSFET

ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
Static									
Drain-Source Breakdown Voltage	BV _{DSS}	$V_{GS} = 0V, I_D = -250uA$	-30			V			
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = -4.5V, I_D = -0.8A$		299.0	1000.0	mΩ			
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = -2.5V, I_D = -0.5A$		394.0	2000.0				
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = -1.8V, I_D = -0.3A$		966.0	2500.0				
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = -250uA$	-0.5	-1	-1.5	V			
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -24V, V_{GS} = 0V$			-1	uA			
Gate Body Leakage	I _{GSS}	$V_{GS} = \pm 8V$, $V_{DS} = 0V$			±10	uA			
Dynamic ³⁾									
Total Gate Charge	Qg	$V_{DS} = -10V, I_{D} = -1A$ $V_{GS} = -4.5V$		1.6		nC			
Gate-Source Charge	Q_{gs}			1.1					
Gate-Drain Charge	Q_{gd}			0.7					
Turn-On Delay Time	t _{d(on)}	$V_{DD} = -10V, R_{L} = 10 \Omega$ $I_{D} = -1A, V_{GEN} = -4.5V$ $R_{G} = 2.8 \Omega$		24.5		ns			
Turn-On Rise Time	t _r			21.3					
Turn-Off Delay Time	t _{d(off)}			74					
Turn-Off Fall Time	t _f			42					
Input Capacitance	C _{iss}	$V_{DS} = 1V, V_{GS} = 0V$ f = 1.0 MHz		156		pF			
Output Capacitance	C _{oss}			59					
Reverse Transfer Capacitance	C _{rss}			30					
Source-Drain Diode									
Max. Diode Forward Current	I _S				-2.2	Α			
Diode Forward Voltage	V_{SD}	$I_{S} = -1A, V_{GS} = 0V$		0.93	-1	V			

Note: Pulse test: pulse width <= 300us, duty cycle<= 2%

^{3.} Guaranteed by design; not subject to production testing



V 1.3M



Notice

- 1. Specification of the products displayed herein are subject to change without notice. Continuous development may necessitate changes in technical data without notice. M-MOS Semiconductor Sdn. Bhd. or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.
- 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

V 1.3M