

M-MOS Semiconductor Hong Kong Limited

30V N-Channel Enhancement-Mode MOSFET

 $V_{DS} = 30V$


 $R_{DS(ON)}$, $V_{gs}@10V$, $I_{ds}@5.8A = 26m\Omega$

 $R_{DS(ON)}$, V_{gs} @4.5V, I_{ds} @5A = 40m Ω


Features

Advanced trench process technology
High Density Cell Design For Ultra Low On-Resistance





Internal Schematic Diagram



Top View

N-Channel MOSFET

Maximum Ratings and Thermal Characteristics (T_A = 25°C unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V _{DS}	30	·
Gate-Source Voltage		V_{GS}	± 20	
Continuous Drain Current		I _D	7.16	A
Pulsed Drain Current 1)		I _{DM}	27.21	
Maximum Power Dissipation	$TA = 25^{\circ}C$	P _D	3	W
	TA = 75°C		2.1	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C
Junction-to-Case Thermal Resistance		$R_{ heta JC}$	24	°C/W
Junction-to-Ambient Thermal Resistance (PCB mounted) 2)		$R_{ heta JA}$	62.5	

Note: 1. Repetitive Rating: Pulse width limited by the maximum junction temperature

2. 1-in² 2oz Cu PCB board

V 1.4

4.3

Α

V

N-Channel Enhancement-Mode MOSFET





ELECTRICAL CHARACTERISTICS


Symbol Test Condition Min Unit **Parameter** Тур Max **Static** $\mathsf{BV}_{\mathsf{DSS}}$ $V_{GS} = 0V, I_{D} = 250uA$ 30 V Drain-Source Breakdown Voltage $V_{GS} = 10V, I_D = 5.8A$ Drain-Source On-State Resistance 20.0 26.0 $R_{DS(on)}$ $\mathsf{m}\Omega$ $V_{GS} = 4.5V, I_{D} = 5A$ 30.0 40.0 Drain-Source On-State Resistance $R_{DS(on)}$ $V_{DS} = V_{GS}$, $I_D = 250uA$ Gate Threshold Voltage $V_{GS(th)}$ 1 1.5 3 V $V_{DS} = 30V, V_{GS} = 0V$ 1 uA Zero Gate Voltage Drain Current I_{DSS} $V_{GS} = \pm 20V, V_{DS} = 0V$ Gate Body Leakage ± 100 nΑ Dynamic³⁾ Q_{g} **Total Gate Charge** 7.58 $V_{DS} = 15V, I_{D} = 8.5A$ nC Q_{gs} Gate-Source Charge 1.26 $V_{GS} = 10V$ Gate-Drain Charge Q_{gd} 1.66 Turn-On Delay Time 10.12 $t_{d(on)}$ $V_{DD} = 15V, R_{L} = 15 \Omega$ Turn-On Rise Time 3.12 t_r $I_D = 1A, V_{GEN} = 10V$ ns Turn-Off Delay Time 22.16 $t_{d(off)}$ $R_G = 6 \Omega$ Turn-Off Fall Time 2.96 t_f $C_{\underline{i}\underline{s}\underline{s}}$ 390.07 Input Capacitance $V_{DS} = 15V, V_{GS} = 0V$ рF $\underline{\mathsf{C}_{\mathsf{oss}}}$ **Output Capacitance** 86.16 $\int f = 1.0 \text{ MHz}$ Reverse Transfer Capacitance C_{rss} 59.31 Source-Drain Diode

Note: Pulse test: pulse width <= 300us, duty cycle<= 2%

Max. Diode Forward Current

Diode Forward Voltage

^{3.} Guaranteed by design; not subject to production testing



 $I_S = 1A$, $V_{GS} = 0V$

 I_S

 V_{SD}

V 1.4



Notice

- 1. Specification of the products displayed herein are subject to change without notice. Continuous development may necessitate changes in technical data without notice. M-MOS Semiconductor Sdn. Bhd. or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.
- 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

V 1.4