



**M-MOS Semiconductor Hong Kong Limited**
**20V P-Channel Enhancement-Mode MOSFET**
 $V_{DS} = -20V$ 
 $R_{DS(ON)}, V_{GS} @ -4.5V, I_{ds} @ -2.8A = 90m\Omega$ 
 $R_{DS(ON)}, V_{GS} @ -2.5V, I_{ds} @ -2.0A = 105m\Omega$ 
 $R_{DS(ON)}, V_{GS} @ -1.8V, I_{ds} @ -2.0A = 150m\Omega$ 
**Features**

Advanced trench process technology

High Density Cell Design For Ultra Low On-Resistance

**SOT- 23**

**Top View**
**Internal Schematic Diagram**

**P-Channel MOSFET**
**Maximum Ratings and Thermal Characteristics ( $T_A = 25^\circ C$  unless otherwise noted)**

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	$V_{DS}$	-20	V	
Gate-Source Voltage	$V_{GS}$	$\pm 12$		
Continuous Drain Current <sup>1)</sup>	$I_D$	-2.8	A	
Pulsed Drain Current <sup>2)</sup>	$I_{DM}$	-8		
Maximum Power Dissipation	$P_D$	$T_A = 25^\circ C$	1.25	W
		$T_A = 75^\circ C$	0.8	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ C$	
Junction-to-Ambient Thermal Resistance (PCB mounted) <sup>3)</sup>	$R_{\theta JA}$	140	$^\circ C/W$	

**Note:** 1. Fused current that based on wire numbers and diameter

2. Repetitive Rating: Pulse width limited by the maximum junction temperature



 3. 1-in<sup>2</sup> 2oz Cu PCB board

**P-Channel Enhancement-Mode MOSFET**
**ELECTRICAL CHARACTERISTICS**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	-20			V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = -4.5V, I_D = -2.8A$		76	90	$m\Omega$
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = -2.5V, I_D = -2.0A$		91	105	$m\Omega$
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = -1.8V, I_D = -2.0A$		115	150	$m\Omega$
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	-0.4	-0.6	-0.9	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -20V, V_{GS} = 0V$			-1	$\mu A$
Gate Body Leakage	$I_{GSS}$	$V_{GS} = \pm 12V, V_{DS} = 0V$			$\pm 100$	nA
<b>Dynamic<sup>3)</sup></b>						
Total Gate Charge	$Q_g$	$V_{DS} = -6V, I_D = -2.8A$ $V_{GS} = -4.5V$		5.76		nC
Gate-Source Charge	$Q_{gs}$			1.97		
Gate-Drain Charge	$Q_{gd}$			0.997		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -6V, R_L = 6\Omega$ $I_D = -1A, V_{GEN} = -4.5V$ $R_G = 6\Omega$		7.24		ns
Turn-On Rise Time	$t_r$			11.3		
Turn-Off Delay Time	$t_{d(off)}$			87.6		
Turn-Off Fall Time	$t_f$			41.8		
Input Capacitance	$C_{iss}$	$V_{DS} = -6V, V_{GS} = 0V$ $f = 1.0\text{ MHz}$		506		pF
Output Capacitance	$C_{oss}$			54.8		
Reverse Transfer Capacitance	$C_{rss}$			47.3		
<b>Source-Drain Diode</b>						
Max. Diode Forward Current	$I_S$				-1.6	A
Diode Forward Voltage	$V_{SD}$	$I_S = -1.6A, V_{GS} = 0V$		0.821		V







Note: Pulse test: pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$

3. Guaranteed by design; not subject to production testing



P-Channel Enhancement-Mode MOSFET

Typical Characteristics Curves (  $T_a=25^{\circ}\text{C}$ , unless otherwise note )



Typical Characteristics Curves (  $T_a=25^\circ\text{C}$ , unless otherwise note )

Fig. 7 Gate Charge Waveform




Fig. 8 Gate Charge




Fig. 9 Maximum Safe Operating Area





Fig. 10 Normalized Thermal Transient Impedance Curve





### Notice

- 1. Specification of the products displayed herein are subject to change without notice. Continuous development may necessitate changes in technical data without notice. M-MOS Semiconductor Sdn. Bhd. or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.**
- 2. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.**